UVM Verification Engineer job opportunity at Celestial AI.



bot
Celestial AI UVM Verification Engineer
Experience: 5+years
Pattern: On Site
apply Apply Now
Salary:
Status:

Verification Engineer

Copy Link Report
degreeBachelor's (B.Eng.)
loacation Santa Clara, California, United States Of America
loacation Santa Clara, C..........United States Of America

We are seeking an experienced Verification #Engineer with strong expertise in SystemVerilog and #UVM methodologies to join our collaborative team. You will play a key role in defining verification strategies, developing robust UVM environments, and enhancing our overall verification infrastructure. Our team works on complex IP and SoC verification, including emulation, AMS Co-Simulation, and industry-leading UVM methodologies. __ #Develop UVM testbenches, stimulus, and constraints. __ Establish detailed test plans ensuring complete functional and code coverage. __ Lead rigorous testbench reviews involving #designers, #architects, and #software engineers to uphold verification quality. __ Ensure that our SoCs are functionally correct by developing SystemVerilog/UVM verification environments. __ Create detailed verification plans for block-level, IP, and SoC-level #projects. __ Collaborate closely with ASIC and SoC #design teams to manage milestones and ensure timely deliverables. __ Drive continuous improvement of verification methodologies and processes. __ Build and optimize verification infrastructure to enhance efficiency and effectiveness. __ Coordinate with software and emulation teams to ensure first-pass tapeout success.

Other Ai Matches

Test Engineer - ATE & SLT Applicants are expected to have a solid experience in handling Supervisor related tasks
SQA Manager Applicants are expected to have a solid experience in handling Quality Assurance related tasks
Optical SerDes Validation Engineer Applicants are expected to have a solid experience in handling Validation Engineer related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling Design Manager related tasks
Package Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Package Integration Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
SoC DV Lead Applicants are expected to have a solid experience in handling Hardware Verification related tasks
Senior Technical Recruiter Applicants are expected to have a solid experience in handling Technical Recruiter related tasks
SQA Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Embedded Systems related tasks
Senior CAD Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
AMS Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
UVM Verification Engineer Applicants are expected to have a solid experience in handling Verification Engineer related tasks
Optical Test Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Package Reliability Engineer Applicants are expected to have a solid experience in handling Reliability Engineer related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Tech Manager related tasks
Silicon Photonics Process Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
PIC Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Product Engineer – ATE, SLT & Optics Applicants are expected to have a solid experience in handling Engineering related tasks
Senior SoC Design Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Compiler Engineer (Backend) Applicants are expected to have a solid experience in handling Engineer related tasks